Saltar navegación principal
Estás en: Home>Normas>Buscador de normas>BSI
Normas BSI – AENOR
BS IEC 62530:2011

BS IEC 62530:2011

SystemVerilog. Unified hardware design, specification, and verification language

Fecha:
2011-07-31 /Definitive
Comité:
EPL/501
Equivalencias internacionales:

IEC 62530:2007

IEC 62530:2011

Relación con otras normas BSI:

Reemplaza a: BS IEC 62530:2007

Resumen:
IEC 62530:2011(E) Provides a unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL. This publication has the status of a double logo IEEE/IEC standard.
Keywords:
Data, Design, Verification, Computer hardware, Data transfer, Computer programs, Syntax, Electronic equipment and components, Semantics, Data representation, Interfaces (data processing), Data processing, Programming languages
747,53
Idioma Formato

Formato digital

Nota: Precios sin IVA ni gastos de envío

Añadir a la cesta